What is the salary for the ASIC & FPGA Design Engineer Sr with Security Clearance position?

The estimated salary or compensation rate for this position is $25 - $45 / hr.

How can I apply for the ASIC & FPGA Design Engineer Sr with Security Clearance job?

You can apply directly on our website by clicking the Apply Now button and uploading your resume/CV.

ASIC & FPGA Design Engineer Sr with Security Clearance

Lockheed Martin — Orlando, Orange County

Full-Time Jul 8, 2026

From $3,662/week

Apply Now →

About This Position

Job Number 718805BR Description: You will be the Senior ASIC & FPGA Design Engineer for the Multi Domain Missile Warning Payload team. Our team creates large format, high frame rate imaging sensor systems that provide survivability enhancing situational awareness for air, space and surface platforms. What You Will Be Doing As the Senior ASIC & FPGA Design Engineer you will work side by side with a PLD subject matter expert to architect, design and implement programmable logic solutions for the …

Frequently Asked Questions

How do I apply?

Click the Apply Now button to submit your application directly to the employer.

What is the salary?

The estimated compensation for this role is From $3,662/week.

Is this remote?

Check the job description for location requirements.

Ready to apply?

Take the next step in your career today

Apply Now

Job Details

Company
Lockheed Martin

Location
Orlando, Orange County

Type
Full-Time

Salary
From $3,662/week

Posted
08/07/2026

Quick Apply

Similar Jobs

Integration Engineer with Security Clearance Peraton

Workers Compensation Claims Examiner Sedgwick

Bookings Coordinator Rocky Mountain Adaptive Sports Centre

Earn $25 for Up to 20 Minutes of Voice Recording – English (French) – U.S. ONLY Volga Partners

Phylogenetics Expert for AI Model Training Company